{"type":"video","version":"1.0","html":"<iframe width=\"560\" height=\"315\" sandbox=\"allow-same-origin allow-scripts\" src=\"https://peertube.f-si.org/videos/embed/d36f3f63-fad0-4334-b7b9-82f4be9c89ef\" frameborder=\"0\" allowfullscreen></iframe>","width":560,"height":315,"title":"State of the art on high-level hardware description languages to generate VHDL or SystemVerilog, Jean Bruant","author_name":"root","author_url":"https://peertube.f-si.org/accounts/root","provider_name":"PeerTube","provider_url":"https://peertube.f-si.org","thumbnail_url":"https://peertube.f-si.org/static/previews/d36f3f63-fad0-4334-b7b9-82f4be9c89ef.jpg","thumbnail_width":560,"thumbnail_height":315}