{"type":"video","version":"1.0","html":"<iframe width=\"560\" height=\"315\" sandbox=\"allow-same-origin allow-scripts allow-popups allow-forms\" title=\"Exploring open hardware solutions for ensuring the security of RISC-V processors, Pablo Navarro, IMSE\" src=\"https://peertube.f-si.org/videos/embed/5263db6b-a18c-4135-b57e-36d8b3abfedb\" frameborder=\"0\" allowfullscreen></iframe>","width":560,"height":315,"title":"Exploring open hardware solutions for ensuring the security of RISC-V processors, Pablo Navarro, IMSE","author_name":"FSiC2023","author_url":"https://peertube.f-si.org/video-channels/fsic2023","provider_name":"PeerTube","provider_url":"https://peertube.f-si.org","thumbnail_url":"https://peertube.f-si.org/lazy-static/previews/5263db6b-a18c-4135-b57e-36d8b3abfedb.jpg","thumbnail_width":850,"thumbnail_height":480}